18069996051/mixly3
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

更新MINI-G5的支持ASR使能操作

Browse Source
This commit is contained in:
dahanzimin
2025-06-28 15:44:57 +08:00
parent 0d8b8b3170
commit 7e8da836f3
1 changed files with 9 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

9
boards/default_src/micropython/origin/build/lib/ci130x.py
View File

@@ -15,6 +15,7 @@ _CI_ID_SET = const(0x03)
_CI_ID_NUM = const(0x06) _CI_ID_NUM = const(0x06)
_CI_ID_CLE = const(0x07) _CI_ID_CLE = const(0x07)
_CI_ID_PACTRL = const(0x09) _CI_ID_PACTRL = const(0x09)
_CI_ID_ASREN = const(0x0A)
_CI_ID_END = const(0x5A) _CI_ID_END = const(0x5A)
_TIME_SNUM = const(0x75) _TIME_SNUM = const(0x75)
@@ -23,6 +24,7 @@ class CI130X:
self._device = i2c_bus self._device = i2c_bus
self._address = addr self._address = addr
self._cmd_id = None self._cmd_id = None
self._enable = True
try: try:
self._rreg(_CI_ID_GET, 3) self._rreg(_CI_ID_GET, 3)
except: except:
@@ -118,3 +120,10 @@ class CI130X:
def pa_ctrl(self, value=True, delay=10): def pa_ctrl(self, value=True, delay=10):
self._wreg(bytes([_CI_ID_PACTRL, int(value), 0, _CI_ID_END])) self._wreg(bytes([_CI_ID_PACTRL, int(value), 0, _CI_ID_END]))
if value: time.sleep_ms(delay) if value: time.sleep_ms(delay)
def asr_en(self, value=None):
if value is None:
return self._enable
else:
self._enable = bool(value)
self._wreg(bytes([_CI_ID_ASREN, self._enable, 0, _CI_ID_END]))